ASIC Back-End Physical Design Engineer
Resquant
PL, 52.21519, 21.2453, warszawa, mazowieckie, Warszawa
15 dni temu
... cutting-edge FPGA and ASIC development, secure hardware design, and innovative ... in floorplanning, clock tree synthesis, power planning, and routing. Knowledge of low-power implementation and power intent (UPF CPF). Understanding of ...
www.adzuna.pl