2025 ASIC Physical Design Engineer Intern, Annapurna Labs
Amazon
Cupertino, CA, US
jeden dzień temu
... physical design: full chip floorplanning, circuit analysis, power clock distribution, timing ... methods• Collaborate with RTL, DFT designers to ensure high quality design ... design, Clock Power Distribution, Spice Circuit analysis- Experience with Place and ...
www.amazon.jobs