Senior Physical Design Engineer
Undisclosed Salary
Capgemini Polska
PL, 52.21519, 21.2453, Warszawa, mazowieckie, Warszawa
16 dni temu
... , clock tree planning and analysis, Scan re-ordering, placement, CTS, place ... knowledge of synthesis flow, insertDFT scan coverage and optimization Excellent floorplan, ...
www.adzuna.pl